Contact me - E-mail : info@tanuja-gill.com
Phone : +91-9779245550, 01822-228599
OR Fill Inquiry Form

 
<< BACK TO HOME PAGE << BACK TO SUBJECT HOME
 Principal of Electonics (BSc. IT-I)

 

B.Sc. (Information Technology) PART-I

Paper – VI Principles of Electronics
Time: 3 Hours M. Marks: 100

Theory: 75
Practical: 25


Note:1. In theory, eight questions are to be set in all. The candidates are required to attempt five of them. All questions are to be of equal marks. The maximum marks of the paper is 100.

2. The student can use only Non-programmable & Non-storage type Calculator.

 

Band theory, n-and p-semi-conductors, pn-junction, depletion Region, barrier potential, capacitance effects, reverse and forward biased p-n junction Applications of pn-junction (as a Rectifier). The transistor, PNP, NPN, FETS, MOS, FET, biasing of transistors, Bias stability, sterility factor for self-bias, h-parameters and their use in transistor circuit analysis, basic amplifiers .

Thevenin theorem, Norton theorem, Maximum power transfer theorem, Delta-Y transformation. Boolean algebra, De-morgon's theorems, logical gates, truth tables, k-maps SOP and POS reduction, logical circuits : half adder, full adder, subtractor, multiplexer, demultiplexer, comparitor, parity generator and checker, code conversion ; BCD ;to binary, binary to BCD, decimal to BCD, encoder, octal to binary encoder. Flip Flpps, RS, JK, D-type, master- slave flip flops-registers; shift registers, counters.

References
Mehta Basic Electronics
M.M. Mano Digital logic and Computer Design
Bhargva Kulshershta Basic Electronics and linear circuits
J. Millman & CC Halkias Electronics circuits & Devices.

List of Practicals
1. Study of P – N junction Diode.
2. Study of Zener Diode characteristics.
3. Determination of the characteristics of N – P and P – N – D transistor and Biasing.
4. Determination of the characteristics of F.E.T.
Paper:
5. Study of full wave (center top and bridge) Rectifier using P – N junction Diode.
6. Verification of Truth – Tables of following gates:
AND, OR, NAND, NOR, XOR.
7. To realize AND, OR gates using NAND gates and verify their Truth – Table.
8. Verification of Truth – Tables of D and JK flip – flop.
9. Construct a 4 bit shift register using JK flip flop.
10. To verify the maximum power transfer theorem and reciprocal theorem.
11. To verify Thevenin & Norton theorems for a given network.

Website designed and maintained by - Mrs. Tanuja Gill - (Lect. Computer Science & IT Hindu Kanya College, Kapurthala)